

74V1G07

SINGLE BUFFER (OPEN DRAIN)


■ HIGH SPEED: t_{PD} = 6.1 ns (TYP.) at V_{CC} = 5V

- LOW POWER DISSIPATION: $I_{CC} = 1 \mu A \text{ (MAX.)}$ at $T_A = 25 \, ^{\circ}\text{C}$
- HIGH NOISE IMMUNITY: V_{NIH} = V_{NIL} = 28% V_{CC} (MIN.)
- POWER DOWN PROTECTION ON INPUT
- OPERATING VOLTAGE RANGE:
 Vcc (OPR) = 2V to 5.5V
- IMPROVED LATCH-UP IMMUNITY

DESCRIPTION


The 74V1G07 is an advanced high-speed CMOS SINGLE BUFFER (OPEN DRAIN) fabricated with sub-micron silicon gate and double-layer metal wiring C²MOS technology.

The internal circuit is composed of 2 stages including buffer output, which provide high noise immunity and stable output.




Power down protection is provided on input and 0 to 7V can be accepted on input with no regard to the supply voltage. This device can be used to interface 5V to 3V.

PIN CONNECTION AND IEC LOGIC SYMBOLS



October 1999 1/7

INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION			
1	N.C.	Not Connected			
2	1A	Data Input			
4	1Y	Data Output			
3	GND	Ground (0V)			
5	Vcc	Positive Supply Voltage			

TRUTH TABLE

Α	Υ
L	L
Н	Z

Z = High impedance

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	-0.5 to +7.0	V
Vo	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
l _{IK}	DC Input Diode Current	- 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
Io	DC Output Current	± 25	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	± 50	mA
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature (10 sec)	260	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	2.0 to 5.5	V
VI	Input Voltage	0 to 5.5	V
Vo	Output Voltage	0 to V _{CC}	V
T _{op}	Operating Temperature	-40 to +85	°C
dt/dv	Input Rise and Fall Time (see note 1) ($V_{CC} = 3.3 \pm 0.3V$) ($V_{CC} = 5.0 \pm 0.5V$)	0 to 100 0 to 20	ns/V ns/V

¹⁾ V_{IN} from 30% to 70% of V_{CC}

2/7

DC SPECIFICATIONS

Symbol	Parameter Test Conditions		t Conditions			Value			Unit
		Vcc		T,	a = 25 °	,C	-40 to	85 °C	
		(V)		Min.	Тур.	Max.	Min.	Max.	
V _{IH}	High Level Input	2.0		1.5			1.5		V
	Voltage	3.0 to 5.5		0.7V _{CC}			0.7V _{CC}		V
VIL	Low Level Input	2.0				0.5		0.5	V
	Voltage	3.0 to 5.5				0.3V _{CC}		0.3V _{CC}	V
V _{OL}	Low Level Output Voltage	2.0	I _O =50 μA		0.0	0.1		0.1	
		3.0	I _O =50 μA		0.0	0.1		0.1] ,, [
		4.5	I _O =50 μA		0.0	0.1		0.1	V
		3.0	I _O =4 mA			0.36		0.44	
		4.5	I _O =8 mA			0.36		0.44	
l _{OZ}	High Impedance Output Leakage Current	5.5	$V_I = V_{IH} \text{ or } V_{IL}$ $V_O = V_{CC} \text{ or GND}$			±0.25		±2.5	μΑ
II	Input Leakage Current	0 to 5.5	$V_I = 5.5V$ or GND			±0.1		±1.0	μΑ
I _{CC}	Quiescent Supply Current	5.5	$V_I = V_{CC}$ or GND			1		10	μА

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3 \text{ ns}$)

Symbol	Parameter	Test Condition		Value					Unit	
		Vcc	C∟		T _A = 25 °C		-40 to	85 °C		
		(V)	(pF)		Min.	Тур.	Max.	Min.	Max.	
t _{PLH}	Propagation Delay	3.3 ^(*)	15			7.0	9.7	1.0	11.5	
t _{PHL}	Time	3.3 ^(*)	50			9.5	13.2	1.0	15.0	ns
		5.0 ^(**)	15			4.6	6.8	1.0	8.0	
		5.0 ^(**)	50			6.1	8.8	1.0	10.0	

^(*) Voltage range is 3.3V ± 0.3V (**) Voltage range is 5V ± 0.5V


CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions		Value				Unit
			T,	T _A = 25 °C		-40 to 85 °C		
			Min.	Тур.	Max.	Min.	Max.	
C _{IN}	Input Capacitance			4	10		10	pF
	Power Dissipation Capacitance (note 1)			11				pF

¹⁾ C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC}(opr) = C_{PD} \bullet V_{CC} \bullet f_{IN} + I_{CC}$




TEST CIRCUIT



 C_L = 15/50 pF or equivalent (includes jig and probe capacitance) R_L = R_1 = 1 $K\Omega$ or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)


WAVEFORM: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)



47 4/7

SOT23-5L MECHANICAL DATA


DIM.		mm		mils			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А	0.90		1.45	35.4		57.1	
A1	0.00		0.15	0.0		5.9	
A2	0.90		1.30	35.4		51.2	
b	0.35		0.50	13.7		19.7	
С	0.09		0.20	3.5		7.8	
D	2.80		3.00	110.2		118.1	
Е	2.60		3.00	102.3		118.1	
E1	1.50		1.75	59.0		68.8	
L	0.35		0.55	13.7		21.6	
е		0.95			37.4		
e1		1.9			74.8		



47/

SC-70 MECHANICAL DATA

DIM.		mm		mils				
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
А	0.80		1.10	31.5		43.3		
A1	0.00		0.10	0.0		3.9		
A2	0.80		1.00	31.5		39.4		
b	0.15		0.30	5.9		11.8		
С	0.10		0.18	3.9		7.1		
D	1.80		2.20	70.9		86.6		
Е	1.80		2.40	70.9		94.5		
E1	1.15		1.35	45.3		53.1		
L	0.10		0.30	3.9		11.8		
е		0.65			25.6			
e1		1.3			51.2			



77

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

